Reka bentuk litar pengesan arus bagi pengujian logik dan iddq secara serentak /

Reka bentuk litar pengesan arus bagi pengujian logik dan iddq secara serentak /

Saved in:

Bibliographic Details
Main Author:	Fahmi Samsuri
Format:	Thesis Book
Language:	Malay
Published:	Bangi : Fakulti Kejuruteraan, Universiti Kebangsaan Malaysia, 2002
Subjects:	Universiti Kebangsaan Malaysia > Dissertations Iddq testing Metal oxide semiconductorss, Complemantary > Testing Integrated circuits > Very large scale integration > Testing Dissertations, Academic > Malaysia
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

A built-in self-testable bit-slice processor /
by: Ibrahim Abubakr M.
Published: (1995)

BIST based on reseeding of LFSRs /
by: Venkataraman, Srikanth
Published: (1993)

Electron beam testing of integrated circuits using a modified scanning electron microscope /
by: Sim, Kian Sin
Published: (1990)

Development of design framework to overcome aging degradation of 16NM VLSI technology circuits /
by: Mahmoud, Mohamed Mounir
Published: (2013)

Algorithms for reconfiguration problems in VLSI/WSI arrays /
by: Low, Chor Ping
Published: (1994)

Steiner problem in octilinear routing model /
by: Koh, Cheng Kok
Published: (1995)

Efficient algorithms for over-the-cell channel routing in VLSI design using two and three routing layers /
by: Shew, Paul Waie
Published: (1996)

Parametric yield optimization for VLSI circuits /
by: Chen, Huiming
Published: (2000)

Robust VLSI floorplanning by using stochastic and deterministic algorithms /
by: Hoo, Chyi Shiang
Published: (2013)

Defectivity improvement in advanced processes and its investigation to negative bias temperature instabilities in High-K/Metal-Gate Deep-Submicron CMOS /
by: Yasmin Abdul Wahab
Published: (2015)

Modelling the stresses in VLSI plastic packages /
by: Ng, Kiang Chong
Published: (1989)

Device Characterization of 0.8-µm CMOS Technology
by: Kooh, Roy Jinn Chye
Published: (2000)

VLSI implementation of a fast fourier transform chip with a modular architecture /
by: Ali, Ragoub
Published: (1998)

A study on integrated circuits I-V characteristics using fault localization system /
by: Quah, Larry Thiam Soon
Published: (1995)

Parallel computation of non-deterministic algorithms in VLSI /
by: Hortensius, Peter D.
Published: (1987)

On-chip VLSI circuit design for microbolometer infrared sensor array /
by: Yu, Jian
Published: (1998)

The influence of a layer of oxide on electromigration performance of Al/Cu/Si metal lines /
by: Koh, David Khar Ann
Published: (1995)

An approach for global routing in VLSI layout based on a new rectilinear Steiner tree algorithm /
by: Chua, Jin Kit
Published: (1991)

Channel routing for rectilinear and octilinear routing models /
by: Lee, James Kok Kiong
Published: (1992)

Scheduling in high level synthesis of VLSI circuits /
by: Xiong, Xing Rong
Published: (1996)

VLSI implementation of transform domain adaptive filters /
by: Ali Najafi
Published: (1994)

Formalization of timing diagram using net theory for asynchronous circuit design /
by: Tan, Yew Koon
Published: (1994)

VLSI floor planning optimization using genetic algorithm and cross entropy method /
by: Teoh, Angeline Szu Fern
Published: (2012)

A study of stress in backend metallization in ULSI devices /
by: Goh, Chia Lan
Published: (2006)

Low power clock tree synthesis for ASIC VLSI design /
by: Teng, Siong Kiong
Published: (2010)

Techniques for efficient and accurate simulation of mixed analog & digital circuits /
by: Lee, Teng Kiat
Published: (1994)

Analytic methods for timing analysis of interconnects in CMOS very large scale integrated circuits /
by: Yong, Alan Kuen Fatt
Published: (1997)

Modelling and simulation of hot-carrier degradation in submicrometre MOS transistors /
by: Seah, Boon Pian
Published: (1995)

VLSI implementation of low-power high speed cascaded integrator comb filters (CIC) for high resolution audio applications /
by: Teymourzadeh, Rozita
Published: (2006)

Rescheduling in high-level syntheses /
by: Lim, Daniel Kok Yong
Published: (1997)

Optimum VLSI implementation of CSD multiplier-less FFT/IFFT processor for wireless communications /
by: Benhamid, Mahmud M. M.
Published: (2010)

Quiescent current reduction of self-compensated low-dropout voltage regulator
by: Lee, Chu Liang
Published: (2019)

Process integration issues of self-aligned titanium silicide technology (Ti-Salicide) in deep sub-micron CMOS devices fabrication /
by: Lim, Chong Wee
Published: (1998)

Probing technique for energy distribution of positive charges in gate dielectrics and its application to lifetime prediction /
by: Sharifah Fatmadiana Wan Muhamad Hatta

3D visual inspection of IC bonding wires /
by: Han, Xiao
Published: (1997)

Automatic visual inspection of IC packages /
by: Zhou, Huiyang
Published: (1998)

Technology and application of aligned wafer bonding for three dimensional microstructures and microdevices /
by: Mohd. Salleh Ismail
Published: (1993)

Penilaian kecerdasan kanak-kanak setinggan di bawah program pra-sekolah Sang Kancil /
by: Low, Wah Yun
Published: (1983)

Electrical test optimization for integrated circuit (IC) devices to improve productivity, cycle time and product cost /
by: Siva Raman
Published: (1997)

Simulation framework of NBTI degradation in nano-scale p-mosfets from the perspective of hydrogen and non-hydrogen transport formalism /
by: Hanim Hussin
Published: (2015)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group