System level performance and yield optimisation for analogue integrated circuits /
Saved in:
Main Author: | Sawal Hamid Md Ali |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
2009
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Development of an effective algorithm for microchip lead inspection /
by: Obaidy, Haitham Hilmi Lutfi
Published: (2004) -
Techniques for efficient and accurate simulation of mixed analog & digital circuits /
by: Lee, Teng Kiat
Published: (1994) -
A study on integrated circuits I-V characteristics using fault localization system /
by: Quah, Larry Thiam Soon
Published: (1995) -
Parametric yield optimization for VLSI circuits /
by: Chen, Huiming
Published: (2000) -
Scheduling in high level synthesis of VLSI circuits /
by: Xiong, Xing Rong
Published: (1996)