Two-phase clocked adiabatic static CMOS logic : analysis, application and LSI implementation /
Saved in:
Main Author: | Nazrul Anuar Nayan |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
Japan :
Gifu University,
2011.
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Static current and voltage techniques for CMOS reliability characterization /
by: Jie, Bin Bin
Published: (1999) -
Design of a 2.45 GHz RF-CMOS power splitter circuit for ISM RFID readers /
by: Uddin, Md. Jasim
Published: (2010) -
Quarter-micron process simulation and LDD structure optimization /
by: Wang, Yu
Published: (1997) -
A CMOS demodulator for high frequency RFID reader /
by: Karim, Nissar Mohammad -
Negative bias temperature instability and permittivity dependent delay mitigation in High-K metal oxide compatible cmos dielectric /
by: Karim, Nissar Mohammad
Published: (2015)