Design And Implementation Of Low Power,High Performance SRAM Cells
The main objective of this research is to design new SRAM cells at the architectural level to reduce the overall power consumption and to enhance the performance of the cell.
Saved in:
Main Author: | Prabhu, C. M. R. |
---|---|
Format: | Thesis |
Published: |
2011
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
by: Lim, Nguk Jie
Published: (2015) -
Multilevel capacitor-clamped DC-DC boost converter structure with soft-switching technique implementation for high power density achievement
by: Kasiran, Mohd Amirul Naim
Published: (2019) -
A low power and fast CMOS arithmetic logic unit
by: Zulkifli, Nur Umaira
Published: (2015) -
Implementation Of Write Assist Technique On Low Voltage Distributed Memory
by: Chan, Gaik Ming
Published: (2016) -
Multiband Cmos Power Amplifierwith Integrated High-Q Compact Inductor For Lora Application
by: Rawat, Arvind Singh
Published: (2023)