Design of Power Efficient 32-kilobit Memory Compiler for Variability Tolerance
The thesis presents a data-dependent write assist (DDWS) dynamic SRAM cell to reduce the power consumption and enhance the variability tolerance against process, voltage, temperature (PVT) and aging effect. The cell performs write operation using separate write signal WS instead of wordline WL to re...
Saved in:
Main Author: | Saadatzi, Mohammadsadegh |
---|---|
Format: | Thesis |
Published: |
2015
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
by: C., Senthilpari
Published: (2009) -
Design Allocation And Scheduling Hardware Compiler For Digital Data Processing In FPGA
by: Hiew, Fu San
Published: (2006) -
Performance Analysis Of Different Hash Functions Using Bloom Filter For Network Intrusion Detection Systems In 32-Bit And 64-Bit Computer Operation Mode.
by: Tan , Beng Ghee
Published: (2016) -
Reduced Galloping Column Algorithm For Memory Testing
by: Ngieng , Siew Ching
Published: (2015) -
Development Of An Automated Compilation Test System For Embedded System Testing
by: Ooi , Jun Hwan
Published: (2016)