RISC Design: Synthesis Of The MIPS Processor Core
The idea of this project was to create a microprocessor as a building block in VHDL that later easily can be included in a larger design. MIPS (Microprocessor without Interlocked Pipeline Stages) is an example of a modern RISC (Reduced Instruction Set Computer) had been chosen for this project base...
Saved in:
Main Author: | |
---|---|
Format: | Thesis |
Published: |
2003
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
id |
my-mmu-ep.951 |
---|---|
record_format |
uketd_dc |
spelling |
my-mmu-ep.9512010-07-13T03:03:37Z RISC Design: Synthesis Of The MIPS Processor Core 2003-04 Yew, Teong Guan QA76.75-76.765 Computer software The idea of this project was to create a microprocessor as a building block in VHDL that later easily can be included in a larger design. MIPS (Microprocessor without Interlocked Pipeline Stages) is an example of a modern RISC (Reduced Instruction Set Computer) had been chosen for this project based on the simplicity of its instruction set and better performance then CISC. 2003-04 Thesis http://shdl.mmu.edu.my/951/ http://myto.perpun.net.my/metoalogin/logina.php masters Multimedia University Research Library |
institution |
Multimedia University |
collection |
MMU Institutional Repository |
topic |
QA76.75-76.765 Computer software |
spellingShingle |
QA76.75-76.765 Computer software Yew, Teong Guan RISC Design: Synthesis Of The MIPS Processor Core |
description |
The idea of this project was to create a microprocessor as a building block in VHDL that later easily can be included in a larger design. MIPS (Microprocessor without Interlocked Pipeline Stages) is an example of a modern RISC (Reduced Instruction Set Computer) had been chosen for this project based on the simplicity of its instruction set and better performance then CISC. |
format |
Thesis |
qualification_level |
Master's degree |
author |
Yew, Teong Guan |
author_facet |
Yew, Teong Guan |
author_sort |
Yew, Teong Guan |
title |
RISC Design: Synthesis Of The MIPS Processor Core |
title_short |
RISC Design: Synthesis Of The MIPS Processor Core |
title_full |
RISC Design: Synthesis Of The MIPS Processor Core |
title_fullStr |
RISC Design: Synthesis Of The MIPS Processor Core |
title_full_unstemmed |
RISC Design: Synthesis Of The MIPS Processor Core |
title_sort |
risc design: synthesis of the mips processor core |
granting_institution |
Multimedia University |
granting_department |
Research Library |
publishDate |
2003 |
_version_ |
1747829271336845312 |