Simulation of Planar and Finfet Transistor Model for Digital Gate Applications / Siti Aishah Abu Salim

In this work, FinFET (dual-gate) transistor is simulated using computer added design (CAD) tools to replace the conventional planar MOSFET. Nowadays planar transistors are no longer clean due to current leakage during on-off switches. Thus, these effects have caused some heat and power issues. FinFE...

Full description

Saved in:
Bibliographic Details
Main Author: Abu Salim, Siti Aishah
Format: Thesis
Language:English
Published: 2013
Subjects:
Online Access:https://ir.uitm.edu.my/id/eprint/102692/1/102692.pdf
Tags: Add Tag
No Tags, Be the first to tag this record!

Similar Items