An efficient modified booth multiplier architecture
Multiplier plays an important role in today’s compute intensive applications such as computer graphics and digital signal processing. This thesis described the design of an Efficient Modified Booth Multiplier Architecture. With the tradeoff between speed and area, the design of the Modified Booth...
Saved in:
主要作者: | Razaidi, Hussin |
---|---|
格式: | Thesis |
語言: | English |
主題: | |
在線閱讀: | http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/20815/1/full%20text.pdf http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/20815/2/p.1-24.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design of High-Speed Multiplier with Optimised Builtinself-Test
由: Wan Hasan, Wan Zuha
出版: (2000) -
Multipliers from a vector-valued group algebra to a Lipschitz space /
由: Tay, Kian Boon
出版: (1989) -
Multiple group discriminant analysis /
由: Zulridah Mohd. Noor
出版: (1979) -
On Young's inequality for convolution, Vilenkin Fourier series and Lipschitz multipliers /
由: Quek, Tong Seng
出版: (1979) -
Peak to average power ratio reduction based on optimum phase sequence in orthogonal frequency division multiplexing systems
由: Mohammady, Somayeh
出版: (2012)