An efficient modified booth multiplier architecture
Multiplier plays an important role in today’s compute intensive applications such as computer graphics and digital signal processing. This thesis described the design of an Efficient Modified Booth Multiplier Architecture. With the tradeoff between speed and area, the design of the Modified Booth...
Saved in:
Main Author: | Razaidi, Hussin |
---|---|
Format: | Thesis |
Language: | English |
Subjects: | |
Online Access: | http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/20815/1/full%20text.pdf http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/20815/2/p.1-24.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000) -
Multipliers from a vector-valued group algebra to a Lipschitz space /
by: Tay, Kian Boon
Published: (1989) -
Multiple group discriminant analysis /
by: Zulridah Mohd. Noor
Published: (1979) -
On Young's inequality for convolution, Vilenkin Fourier series and Lipschitz multipliers /
by: Quek, Tong Seng
Published: (1979) -
Peak to average power ratio reduction based on optimum phase sequence in orthogonal frequency division multiplexing systems
by: Mohammady, Somayeh
Published: (2012)