An efficient modified booth multiplier architecture
Multiplier plays an important role in today’s compute intensive applications such as computer graphics and digital signal processing. This thesis described the design of an Efficient Modified Booth Multiplier Architecture. With the tradeoff between speed and area, the design of the Modified Booth...
محفوظ في:
المؤلف الرئيسي: | Razaidi, Hussin |
---|---|
التنسيق: | أطروحة |
اللغة: | English |
الموضوعات: | |
الوصول للمادة أونلاين: | http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/20815/1/full%20text.pdf http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/20815/2/p.1-24.pdf |
الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
مواد مشابهة
-
Design of High-Speed Multiplier with Optimised Builtinself-Test
بواسطة: Wan Hasan, Wan Zuha
منشور في: (2000) -
Multipliers from a vector-valued group algebra to a Lipschitz space /
بواسطة: Tay, Kian Boon
منشور في: (1989) -
Multiple group discriminant analysis /
بواسطة: Zulridah Mohd. Noor
منشور في: (1979) -
On Young's inequality for convolution, Vilenkin Fourier series and Lipschitz multipliers /
بواسطة: Quek, Tong Seng
منشور في: (1979) -
Peak to average power ratio reduction based on optimum phase sequence in orthogonal frequency division multiplexing systems
بواسطة: Mohammady, Somayeh
منشور في: (2012)