Text this: Enhance implementation of embedded concurrent DES functional units using Spatial Parallelism approach on FPGA for better throughput