Numerical simulations of innovative ground plane and double-gate configurations in thin-body and -buried oxide of SOI MOSFETS
The downscaling of transistors enables an increased in transistor density, faster switching speeds and greater complexity with no increase in power consumption. However, the scaling of the conventional planar MOS transistors appears to be reaching the end of the technology roadmap due to worsening...
محفوظ في:
التنسيق: | أطروحة |
---|---|
اللغة: | English |
الموضوعات: | |
الوصول للمادة أونلاين: | http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77998/1/Page%201-24.pdf http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77998/2/Full%20text.pdf http://dspace.unimap.edu.my:80/xmlui/bitstream/123456789/77998/4/Noraini%20Othman.pdf |
الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
مواد مشابهة
-
Electrical characterization of bulk traps and interface traps in the fully-depleted SOI MOSFET /
بواسطة: Lun, Zhao
منشور في: (2002) -
A study on the effects of design parameters on PD SOI MOSFET /
بواسطة: Nurul Azimah Ahmad Arzaai
منشور في: (2013) -
Carrier lifetime characterization techniques in SOI and bulk silicon /
بواسطة: Cheng, Zhiyuan
منشور في: (1999) -
A study on the impact of processing parameters on silicon-on-insulator power MOSFET /
بواسطة: Noraziah Abd Wahab
منشور في: (2013) -
Hot-carrier studies in submicrometer SOI and conventional MOSFETs /
بواسطة: Yip, Anselm
منشور في: (1998)