Power optimization in multi-processor system with frequency scaling and processor affinity
In modern computing system, pocessor technology has evolved tremendously with ever increasing processor frequency and number of processors cores. With better perfomance in processing power, more power is utilized. The objective of this research is to propose a power optimization algorithm in a multi...
Saved in:
主要作者: | Wee, Adrian Siong Min |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2010
|
主题: | |
在线阅读: | http://ir.unimas.my/id/eprint/1695/8/Adrian%20Wee%20Siong%20Min%28Msc%29.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
The RTL design of 32-bit RISC processor using verilog HDL
由: Manab, Hafizul Hasni
出版: (2012) -
Development of single board computer based on 32-bit 5-stage pipeline RISC processor
由: Koay, Boon Wooi
出版: (2009) -
Studies On A Power Signal Processor For Power Supply Quality Assessment
由: Kanaesalingam, Shri Rajini Kanth
出版: (2007) -
RISC Design: Synthesis Of The MIPS Processor Core
由: Yew, Teong Guan
出版: (2003) -
Nomadic people optimizer (NPO) for large-scale optimization problems
由: Mohamd Salih, Sinan Qahtan
出版: (2019)