Design of a 1.8v successive approximation register analog-to-digital converter with low noise
The purpose of this thesis is to design a 1.8V 8-bit resolution Successive Approximation Register Analog to Digital Converter (SAR-ADC) that has low flicker noise performance. SAR-ADC circuit is one of the most frequently used circuits in many applications. Some application suffers from noise signal...
Saved in:
Main Author: | Hassan, Hur A. |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/40928/1/FK%202010%2053R.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
High accuracy dual output voltage reference circuit for differential 10-bit successive approximation register analog to digital converter using 180nm technology
by: Yusuf, Siti Idzura
Published: (2020) -
Design of segmented 14-bit low power current steering digital to analog converter
by: Mansouri, Solmaz Rastegar Moghaddam
Published: (2011) -
An efficient architecture of 8-bit CMOS analog-to-digital converter /
by: Tan, Philip Beow Yew
Published: (2000) -
Design and analysis of multi valued analog to digital converter /
by: Farhana, Soheli
Published: (2012) -
An Efficient Architecture of 8-Bit CMOS Analog-To-Digital Converter
by: Tan, Philip Beow Yew
Published: (2000)