Fault tolerance of L1 data cache memory induced by intrinsic parameters fluctuation in sub 10nm UTB-SOI MOSFETs
Currently, the development of models at higher level of abstractions (system-level) to be able to incorporate effects at lower levels of abstractions (process /transistor) is in demand. This thesis addresses issues to enabling computer system simulation model in the presence of cell failures in L1 d...
Saved in:
Main Author: | Ahmed, Rabah Abood |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/56181/1/FK%202013%20116RR.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Investigation and statistical simulation of variation aware 14nm SRAM cache memory architecture
by: Pour, Somayeh Rahimi
Published: (2011) -
Cache replacement algorithm using hierarchical allocation scheduling
by: Mohd Sharif, Mohammad Faizal
Published: (2014) -
Data caching framework and strategies for integrity constraint checking in mobile database system
by: Dzolkhifli, Zarina
Published: (2012) -
Multi-level mobile cache consistency schemes based on application requirements
by: Mahmoud Yagoub, Doha Elsharief
Published: (2012) -
Network bandwidth utilization based on collaborative web caching using machine learning algorithms in peer-to-peer systems for media web objects
by: Mohammed, Waheed Yasin
Published: (2018)