Optimizing Ram Testing Method For Test Time Saving Using Automatic Test Equipment
Due to the memory size increase drastically in the field programable gate array (FPGA) or system on chip (SOC) device, it become hard to meet the tests cost budget of the product especial for low-cost device. One of the major factor of test cost contributed is the test time. For the low-cost product...
Saved in:
Main Author: | Kesavan Prabagaran, Premkumar |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://eprints.usm.my/39561/1/PREMKUMAR_AL_KESAVAN_PRABAGARAN-24_Pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Scan Test Coverage Improvement Via Automatic Test Pattern Generation (Atpg) Tool Configuration
by: Salehuddin, Muhammad Redzwan
Published: (2017) -
Adopting A Particle Swarm-Based Test Generator Strategy For Variable-Strength And T-Way Testing
by: S. Ahmed, Bestoun
Published: (2011) -
Agnostic Validation Test Bench For Efuse Connectivity Verification
by: CHAN , WEI JIAN
Published: (2017) -
An Automated Testing Approach For Pxi Chassis Software Driver
by: Ng , Wai Shyan
Published: (2017) -
Mipog : a parallel t-way minimization strategy for combinatorial testing
by: Al-Khiro, Mohammed Issam Younis
Published: (2010)