Exploring High Resolution Test Pattern To Improve The Cache Failure Analysis

Typically, only pass/fail basis test algorithm is being used to test the cache array in silicon devices. But the pass/fail basis test algorithm is insufficient to identify the failing characteristic of the cache array when it comes to the failure analysis (FA) and debug stage to find out the root ca...

Full description

Saved in:

Bibliographic Details
Main Author:	Ong, Chein Ee
Format:	Thesis
Language:	English
Published:	2017
Subjects:	TK1-9971 Electrical engineering Electronics Nuclear engineering
Online Access:	http://eprints.usm.my/39576/1/ONG_CHEIN_EE_24_Pages.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-usm-ep.39576
record_format	uketd_dc
spelling	my-usm-ep.395762019-04-12T05:25:07Z Exploring High Resolution Test Pattern To Improve The Cache Failure Analysis 2017 Ong, Chein Ee TK1-9971 Electrical engineering. Electronics. Nuclear engineering Typically, only pass/fail basis test algorithm is being used to test the cache array in silicon devices. But the pass/fail basis test algorithm is insufficient to identify the failing characteristic of the cache array when it comes to the failure analysis (FA) and debug stage to find out the root cause of the failing mechanism. The resolution of test algorithm plays an important role in helping FA process to identify every single failing bits in cache array. In this dissertation, the concept of bringing up the Memory Build in Self-Test (MBIST) high resolution test pattern is discussed. The utilization of MBIST engine by insertion of the Capture Test Vector (CTV) element into the test algorithm is the main concept in increasing the resolution test pattern. At the same time, the importance of high resolution test pattern in FA process is being shown in a real case study. The generated high resolution test pattern is integrated for Automated Test Equipment (ATE) usage so that the test pattern can be applied in real silicon device testing. Then, a silicon device is edited using Focused Ion Beam (FIB) to destroy the memory bits in cache array for proving the test pattern is functioning properly. Finally, the high resolution test pattern is being used in real case application for proving the high resolution test pattern have the capability in improving FA efficiency in identifying the failing bits. The FA technique and application of using high resolution test pattern in debugging the cache failure are shown from the testing stage until the destructive FA stage. The finding in real case FA proved the concept of bring up the MBIST high resolution test pattern is working properly. It is able to increase the effectiveness of failure analysis and failure isolation process which indirectly increase the success rate for finding the root cause. 2017 Thesis http://eprints.usm.my/39576/ http://eprints.usm.my/39576/1/ONG_CHEIN_EE_24_Pages.pdf application/pdf en public masters Universiti Sains Malaysia Pusat Pengajian Kejuruteraan Elektrik dan Elektronik
institution	Universiti Sains Malaysia
collection	USM Institutional Repository
language	English
topic	TK1-9971 Electrical engineering Electronics Nuclear engineering
spellingShingle	TK1-9971 Electrical engineering Electronics Nuclear engineering Ong, Chein Ee Exploring High Resolution Test Pattern To Improve The Cache Failure Analysis
description	Typically, only pass/fail basis test algorithm is being used to test the cache array in silicon devices. But the pass/fail basis test algorithm is insufficient to identify the failing characteristic of the cache array when it comes to the failure analysis (FA) and debug stage to find out the root cause of the failing mechanism. The resolution of test algorithm plays an important role in helping FA process to identify every single failing bits in cache array. In this dissertation, the concept of bringing up the Memory Build in Self-Test (MBIST) high resolution test pattern is discussed. The utilization of MBIST engine by insertion of the Capture Test Vector (CTV) element into the test algorithm is the main concept in increasing the resolution test pattern. At the same time, the importance of high resolution test pattern in FA process is being shown in a real case study. The generated high resolution test pattern is integrated for Automated Test Equipment (ATE) usage so that the test pattern can be applied in real silicon device testing. Then, a silicon device is edited using Focused Ion Beam (FIB) to destroy the memory bits in cache array for proving the test pattern is functioning properly. Finally, the high resolution test pattern is being used in real case application for proving the high resolution test pattern have the capability in improving FA efficiency in identifying the failing bits. The FA technique and application of using high resolution test pattern in debugging the cache failure are shown from the testing stage until the destructive FA stage. The finding in real case FA proved the concept of bring up the MBIST high resolution test pattern is working properly. It is able to increase the effectiveness of failure analysis and failure isolation process which indirectly increase the success rate for finding the root cause.
format	Thesis
qualification_level	Master's degree
author	Ong, Chein Ee
author_facet	Ong, Chein Ee
author_sort	Ong, Chein Ee
title	Exploring High Resolution Test Pattern To Improve The Cache Failure Analysis
title_short	Exploring High Resolution Test Pattern To Improve The Cache Failure Analysis
title_full	Exploring High Resolution Test Pattern To Improve The Cache Failure Analysis
title_fullStr	Exploring High Resolution Test Pattern To Improve The Cache Failure Analysis
title_full_unstemmed	Exploring High Resolution Test Pattern To Improve The Cache Failure Analysis
title_sort	exploring high resolution test pattern to improve the cache failure analysis
granting_institution	Universiti Sains Malaysia
granting_department	Pusat Pengajian Kejuruteraan Elektrik dan Elektronik
publishDate	2017
url	http://eprints.usm.my/39576/1/ONG_CHEIN_EE_24_Pages.pdf
_version_	1747820760127242240

Exploring High Resolution Test Pattern To Improve The Cache Failure Analysis

Similar Items