Exploring High Resolution Test Pattern To Improve The Cache Failure Analysis
Typically, only pass/fail basis test algorithm is being used to test the cache array in silicon devices. But the pass/fail basis test algorithm is insufficient to identify the failing characteristic of the cache array when it comes to the failure analysis (FA) and debug stage to find out the root ca...
Saved in:
Main Author: | Ong, Chein Ee |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://eprints.usm.my/39576/1/ONG_CHEIN_EE_24_Pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Scan Test Coverage Improvement Via Automatic Test Pattern Generation (Atpg) Tool Configuration
by: Salehuddin, Muhammad Redzwan
Published: (2017) -
Improved Local Line Binary Pattern
(Illbp): An Improved Lbp-Based Biometric
Descriptor For Face And Finger Vein
Recognition
by: Chaiwuh, Shing
Published: (2013) -
Development Of Interaction Test Data Generation Strategy With Input-Output Mapping Supports
by: Ong, Hui Yeh
Published: (2012) -
Optimizing Ram Testing Method For Test Time Saving Using Automatic Test Equipment
by: Kesavan Prabagaran, Premkumar
Published: (2017) -
Adopting A Particle Swarm-Based Test Generator Strategy For Variable-Strength And T-Way Testing
by: S. Ahmed, Bestoun
Published: (2011)