Hardware Acceleration of Window Big-Digit (Wbd) Multiplication for Embedded Applications
Satu algoritma pendaraban baru yang bernama Digit Besar tetingkap (wBD) telah dicadangkan kebelakangan ini. Algoritma ini berasaskan sistem penomboran Digit Besar (BD) dan bersasarkan nombor besar yang beribu-ribu bit. Berat Hamming bagi sistem pernomboran wBD hanya n 4:6 berbanding dengan n2 bag...
Saved in:
Main Author: | Lim, Ee Wah |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.usm.my/40703/1/Hardware_Acceleration_of_Window_Big-Digit_%28Wbd%29_Multiplication_for_Embedded_Applications.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design Allocation And Scheduling Hardware Compiler For Digital Data Processing In FPGA
by: Hiew, Fu San
Published: (2006) -
Fpga-Based Accelerator For The Identification Of Finger Vein Pattern Via
K-Nearest Centroid Neighbors
by: Yew , Tze Ee
Published: (2016) -
Highly Accelerated Stress Screening Optimization
by: Jamadin, Nor Hasnifarina
Published: (2016) -
Development of D-Statcom in hardware in the loop system for voltage SAG mitigation
by: Mohammed, Amjad Muneim
Published: (2019) -
Embedded TCP/IP in sensor nodes (sensornets)
by: Mat Jubadi, Warsuzarina
Published: (2005)