Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
Unit Aritmetik Logik (ALU) adalah litar digital dan ia digunakan untuk melaksanakan semua operasi aritmetik dan operasi logik. Selain itu penambah adalah bahagian yang paling penting di kalangan ALU kerana ia telah digunakan dalam operasi aritmetik lain. Sekarang terdapat tiga parameter prestasi uta...
Saved in:
Main Author: | Lim, Nguk Jie |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.usm.my/40706/1/Design_and_Implementation_of_Low_Power_and_High_Performance_4_Bit_Carry_Lookahead_Full_Adder_Using_Finfet_Technology.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
by: C., Senthilpari
Published: (2009) -
Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
by: Pui , Min San
Published: (2015) -
8 Bit Cmos Hybrid Digital-To-Analog
Converter For Bluetooth Low Energy
Application
by: Rosli, Alia
Published: (2019) -
A Study And Development Of Digital Control Technique For Power Factor Correction Using Pre-Calculated Algorithm With A Low Cost 8-Bit Microcontroller
by: Liau , Wei Chun
Published: (2013) -
Fingerprint Template Protection With Minutiae Based Bit String
by: Jin, Zhe
Published: (2011)