Design Rule Check To Validate Option Metal And Via For A Preprogrammed Layout Design
Transistor sizing had been scaled down to increase the number of transistors in a single chip which also leads to the variation of IP blocks. Consequently, the layout design becomes very complex and it is challenging to verify the layout design. Therefore, the option layer had been identified where...
Saved in:
Main Author: | Oothayer Kumar, Sureindra Kumar |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://eprints.usm.my/41152/1/SUREINDRA_KUMAR_AL_OOTHAYER_KUMAR_24_Pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
New Cdc Design Tool For Analog Layout Workflow
by: Ng , Hin Mung
Published: (2015) -
Design a high gain UWB mimo uniplanar monopole antenna with FSS array for metallic object microwave imaging
by: Abdulhasan, Raed Abdulkareem
Published: (2019) -
Modelling of thermal and charge/discharge cycle behaviors of nickel metal hydride (NI-MH) battery system
by: Mohammad Firdaus, Abu Hashim
Published: (2013) -
Method For Validating The Integrity Of Clock Network Signal In Fpga Device
by: Bakar, Maya Abu
Published: (2015) -
Design rectenna for wireless energy harvesting
by: Elmi Gure, Abdirahman
Published: (2015)