Hybrid Diagnosis Model To Determine Fault Isolation For Scan Chain Failure Analysis On 22nm Fabrication Process
With the rapid growth of Very Large Scale Integration (VLSI) in complex designs, there is high demand for Design for Testability (DFT). Vast study has proven that Scan based testing is achieving good test coverage with lower cost and smaller die area and is widely used in the industry. Scan chain fa...
Saved in:
Main Author: | Victor Paulraj, Eric Paulraj |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | http://eprints.usm.my/41314/1/Eric_Paulraj_AL_Victor_Paulraj_24_Pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
by: Pui , Min San
Published: (2015) -
Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies
by: Wan Ismail, Wan Mohd Fahmi
Published: (2015) -
Technique Of Pvt Analysis On Sd Controller Timing Validation For 28nm Soc Fpga
by: Yusni, Nur Amalina Aiza
Published: (2015) -
Design Of Fpga Address Register In 28nm Process Technology Based On Standard Cell Based Approach
by: Chew , Ming Choo
Published: (2013) -
Methods To Improve The Accuracy Of One-Terminal Impedance-Based Fault Location On Transmission Lines
by: Ahmed Eisa, Amir Abdelfattah
Published: (2011)