Technique Of Pvt Analysis On Sd Controller Timing Validation For 28nm Soc Fpga
SoC is a system on chip that consists of memory, processor and peripherals. Inside SoC there are many IP blocks such as secure digital (SD) controller block. As time fly, SoC has increase their demand in the industries. SD was widely used as the data store since it is compatible and have a large cap...
Saved in:
Main Author: | Yusni, Nur Amalina Aiza |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.usm.my/41498/1/NUR_AMALINA_AIZA_BINTI_YUSNI_24_Pages.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design Of Fpga Address Register In 28nm Process Technology Based On Standard Cell Based Approach
by: Chew , Ming Choo
Published: (2013) -
Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies
by: Wan Ismail, Wan Mohd Fahmi
Published: (2015) -
Method For Validating The Integrity Of Clock Network Signal In Fpga Device
by: Bakar, Maya Abu
Published: (2015) -
Timing performance enhance for routing channel in 28NM FPGA chip
by: Kin , Si Kee
Published: (2013) -
Development Of QRS Detection Algoritm For FPGA Implementation
by: Ong, Seng Hooi
Published: (2003)