Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
The most important limitation in planer MOSFETs is current leakage between the source and the drain at the off-state (IOFF), which presents a critical problem in securing circuit reliability. To mitigate this problem, there are new types of transistors with a 3D structure, including silicon na...
Saved in:
Main Author: | Naif, Yasir Hashim |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://eprints.usm.my/45223/1/Yasir%20Hashim%20Naif24.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Arithmetic logic unit design for silicon nanowire field-effect transistors logic
by: Mohd. Munir Zahari, Nor Hafizah
Published: (2015) -
Silicon nanowire field-effect transistor (SiNWFET) and its circuit level performance
by: Bahador, Siti Norazlin
Published: (2014) -
P-type silicon nanowire transistor modeling and simulation
by: Fallahpour, Amir Hossein
Published: (2009) -
Electrical and temperature characterisation of silicon and germanium nanowire transistors based on channel dimensions
by: Hani Taha, Abd Assamad Al Ariqi
Published: (2020) -
Optimization of n-channel silicon nanowire field effect transistor using Taguchi method
by: Wahab, Nurul Eryana
Published: (2018)