Clock Gating Assertion Check An Approach Towards Efficient Verification Closure On Clock Gating Functionality
One of the power reduction techniques widely used in Register Transfer Level (RTL) stage of a design is clock gating. However, the addition of clock gating logics has increased the complexity of a design and therefore considerable amount of verification effort is required. The conventional verificat...
Saved in:
Main Author: | Wang, Jian Zhong |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://eprints.usm.my/46474/1/Clock%20Gating%20Assertion%20Check%20An%20Approach%20Towards%20Efficient%20Verification%20Closure%20On%20Clock%20Gating%20Functionality.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Clock Gating Technique For Power Reduction In Digital Design
by: Khor, Peng Lim
Published: (2012) -
Clock gating techniques using 0.18um CMOS technology / Muhammad Syafiq Ab Rahim
by: Ab Rahim, Muhammad Syafiq
Published: (2011) -
Clock Tree Generation: The Implementation Of Zero Skew Clock Net Router
by: Mohammad, Mohammad Azam
Published: (2006) -
Energy-efficient clock synchronization technique for IoT
by: Onyeka, Ezema Ernest
Published: (2019) -
Optimization of fan load via core clocking of a triple fan GPU system
by: Hanif, Haziq Haiqal
Published: (2021)