Design of low power high speed digital vedic multiplier using 13T hybrid full adder
The increment of demand for battery operated portable devices has laid emphasis on the development of low power multiplier and high performance systems. Multiplier is omnipresent in most common circuits; and adders act as the main block for the multiplier to operate. Performance of full adder had di...
Saved in:
主要作者: | Lee, Shing Jie |
---|---|
格式: | Thesis |
语言: | English English English |
出版: |
2018
|
主题: | |
在线阅读: | http://eprints.uthm.edu.my/428/1/24p%20LEE%20SHING%20JEE.pdf http://eprints.uthm.edu.my/428/2/LEE%20SHING%20JIE%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/428/3/LEE%20SHING%20JIE%20WATERMARK.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Design and Implementation of Low Power and High Performance 4 Bit Carry Lookahead Full Adder Using Finfet Technology
由: Lim, Nguk Jie
出版: (2015) -
Design Of Power Efficient Pass Transistor Logic Based Full Adder Circut For Digital Finite Impluse Response Filter
由: Subramaniam, Shahmini
出版: (2019) -
Design of low-power multiplexer-based adders for digital infinite impulse response filter
由: Murthy, G. Ramana
出版: (2012) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
由: Wan Hasan, Wan Zuha
出版: (2000) -
Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture
由: Lee, Mei Xiang
出版: (2022)