Register transfer level design of compression processor core using verilog hardware description language
Throughput independent and parameterized data compression processor core was designed to tackle the needs of high-speed data compression applications. The design is based on combination of LZSS algorithm and Huffman coding, which enables it to be used in compression of a wide variety of data types....
Saved in:
Main Author: | Mohd. Sabri, Roslee |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2007
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/11398/1/RosleeMohdSabriMFKE2007.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008) -
Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007) -
Register-transfer-level Hardware Trojan classification boosted with gate-level features
by: Choo, Hau Sim
Published: (2022) -
Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007) -
Software-based self-test with scan design at register transfer level for 16-bit RISC processor
by: Ang, Kim Chuan
Published: (2010)