A hardware architecture of prewitt edge detection
The objective of this project is to develop a real-time hardware architecture for Prewitt edge detection algorithm. Prewitt edge detection provides differencing operation in the single kernel. Verilog hardware description language was used as the hardware programming language for a real-time edge de...
Saved in:
Main Author: | Seif, Aramesh |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/18328/1/ArameshSeifMFKE2009.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A hardware architecture of gaussian filter for digital image processing
by: Mohammadpoursalut, Mohammad
Published: (2009) -
A hardware architecture of stateless open digest spam fingerprinting unit
by: Monemi, Alireza
Published: (2010) -
Speed enhancement on a matrix inversion hardware architecture based on Gauss-Jordan Elimination
by: Oh, Eng Wei
Published: (2015) -
Electrocardiogram QRS detection hardware accelerator for ASIC implementation
by: Lim, Zhi Qing
Published: (2020) -
Hardware implementation of naive bayes classifier for malware detection
by: Al Hussein, Yahya Khaled
Published: (2021)