Impact of nanometer transistor on analog performance
Scaling down of transistor dimension is generally being well accepted and adapted by digital designers as they could introduce more design features at almost no increase in silicon area. However, for analog designers, using smaller transistors in their design would cost them extra design efforts as...
Saved in:
Main Author: | Husaini Zakaria, Mohamad Asfa |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/28276/5/MohamadAsfaHusainiMFKE2011.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Interconnect delay and routing in nanometer VLSI
by: Kuay, Chong Lee
Published: (2008) -
Design of analog modules using carbon nanotube field effect transistor (CNFET)
by: Lee, Lih Shiuan
Published: (2014) -
Realization of analog signal processing modules using carbon nanotube field effect transistors
by: Masud, Muhammad Idrees
Published: (2022) -
Characterization of planar and vertical n-channel mosfet in nanometer regime
by: Sulaiman, Ima
Published: (2007) -
Interconnect tree optimization algorithm in nanometer very large scale integration designs
by: Eh Kan, Chessda Uttraphan
Published: (2016)