Floorplaning methodology for network on chip
Saved in:
Main Author: | Chia, Ie Chen |
---|---|
Format: | Thesis |
Published: |
2012
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Network-on-chip floorplanning and application mapping using cross-entropy method
by: Tan, Chee Wei
Published: (2015) -
Emulation platform for network-on-chip
by: Ee, Sze Hui
Published: (2012) -
Impact of self-similar traffic on network on chip performance
by: Saleh, Muhammad Mustapha
Published: (2012) -
Robust VLSI floorplanning by using stochastic and deterministic algorithms /
by: Hoo, Chyi Shiang
Published: (2013) -
Effect of dust on the adhesion of chip seal
by: Joohari, Mohd. Izzat
Published: (2012)