A 10-bit 50 mega-samples-per-second pipelined analog-to-digital converter
Most of modern communication devices are implemented on portable systems powered by a battery with limited energy. Due to their dependence on batteries, some efforts have to be made to minimize the power consumption of these devices. One of the approaches is to use low power analog-to-digital conver...
Saved in:
主要作者: | Yusoff, Yuzman |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2010
|
主题: | |
在线阅读: | http://eprints.utm.my/id/eprint/36566/5/YuzmanYusoffMFKE2010.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
The design of calibration circuit for analog-to-digital converter (ADC).
由: S. Mohideen Ali , Mohammad Ariff
出版: (2016) -
Analog ic design of the digital to analog converter in 0.5um CMOS technology / Norsyidah Abdullah
由: Abdullah, Norsyidah
出版: (2006) -
8-bit Successive Approximation Register Analog-to-Digital (SAR ADC) logic design / Zuhaila Abdul Halim
由: Abdul Halim, Zuhaila
出版: (2006) -
Performance evaluation of graphene based priority encoder for analog to digital converter application
由: P'ng, Boon Ho
出版: (2022) -
The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
由: Lim, Jonie Joo Nee
出版: (2008)