FPGA implementation a reconfigurable address generation unit for image processing applications
Nowadays, the DSP algorithms are being widely used in the world of digital image processing. Example of the DSP algorithms that used in image processing is 2D correlation, 2D convolution, fast Fourier transforms, FIR filter and etc. The performance of the DSP algorithm is highly depends on its proce...
Saved in:
Main Author: | Kok Horng, Kok Horng |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/36803/5/KamKokHorngMFKE2013.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Reconfigurable address generation unit for 2D correlation in FPGA
by: Heng, Ai Hoon
Published: (2012) -
FPGA implementation of Image processing 2D convolution for spatial filter
by: Ng, Bee Yee
Published: (2012) -
Industrial imaging classification and its FPGA implementation
by: Ismail, Hafizul Azizi
Published: (2009) -
Using Nios FPGA for medical imaging application
by: Foong, Yee Peng
Published: (2008) -
Implementation of image compression algorithm using field programmable gate array (FPGA)
by: Aspar, Zulfakar
Published: (1999)