Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
Saved in:
Main Author: | Teh , J-Wing |
---|---|
Format: | Thesis |
Published: |
2004
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
System-on-chip (SoC) testing using adhoc high-level design for-testability method
by: Cheng, Chen Kong
Published: (2009) -
SoC test scheduling algorithm using enhanced rectangle packing
by: Lee, Siaw Chen
Published: (2009) -
An FPGA implementation of RSA processor core for public-key cryptosystem
by: Tan, Siang Lin
Published: (2001) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001) -
Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)