Real-time FPGA implementation of baseline JPEG codec processor core
Saved in:
Main Author: | Suleiman, Ishak |
---|---|
Format: | Thesis |
Published: |
2002
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
RISC Design: Synthesis Of The MIPS Processor Core
by: Yew, Teong Guan
Published: (2003) -
Real Time Multiple Codecs Switching Architecture For Video Conferencing.
by: Sarwar, Usman
Published: (2008) -
Design of a neural network for FPGA implementation
by: Lim, Ee Ric
Published: (2013) -
An improved file carver of intertwined jpeg images using X_myKarve
by: Abdullah, Nurul Azma
Published: (2014) -
Real Time Support Systems
by: Wong, Kwok Thye
Published: (2001)