Analysis on layout dependent defects of CMOS digital circuit
Saved in:
Main Author: | Mat Safri, Norlaili |
---|---|
Format: | Thesis |
Published: |
1999
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Low Power Design And Layout Techniques For CMOS Mixed - Signal Circuits
by: Abdul Khalek, Mohd Faizal
Published: (2009) -
Random power supply as a test vector to expose soft defects in CMOS digital circuits
by: Kamisian, Izam
Published: (2000) -
Low power cmos potentiometric circuit design for label-free DNA detection
by: Khalid, Muhammad Harris
Published: (2019) -
Technique of failure analysis for gate oxide defect of Bi-polar CMOS Diffuse (BCD) technology
by: Abdullah, Farisal
Published: (2013) -
An object-oriented digital circuit simulator
by: Khairuddin, Alawidin
Published: (1993)