Implementation of image compression algorithm using field programmable gate array (FPGA)
Saved in:
Main Author: | Aspar, Zulfakar |
---|---|
Format: | Thesis |
Published: |
1999
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hardware-based genetic algorithm implementation in field programmable gate arrays
by: Balakrishnan, Sathivellu
Published: (2012) -
Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
by: Abdul Rahman, Abdul Aziz
Published: (2003) -
Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
by: Toh, Chuen Ling
Published: (2005) -
Hardware implementation of coordinate rotation digital computer in field programmable gate array
by: Mohd. Sazali, Mohd. Ilyas Sobirin
Published: (2012) -
Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
by: Liew, Tek Yee
Published: (2011)