AMBA AXI bus to network-on-chip bridge
Bus architectures are a neccessity for today’s System-On-Chip (SoC) design. Current SoC design is getting more complex with additional features and functions. The bus architecure arbitration need to handle requests from multiple cores where this will ultimately becomes a bottleneck to the bus archit...
Saved in:
Main Author: | Ng, Keng Yoke |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/44644/5/NgKengYokeMFKE2013.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Testing and debugging mechanisms for network-on-chip
by: Rajagopal , R. Selvakumar
Published: (2009)
by: Rajagopal , R. Selvakumar
Published: (2009)
Similar Items
-
Network on chip prototyping and emulation
by: Tay, Huey Fen
Published: (2010) -
Testing and debugging mechanisms for network-on-chip
by: Rajagopal , R. Selvakumar
Published: (2009) -
Area-optimal cache coherent protocol for many-core network-on-chip
by: Ng, Wai Kin
Published: (2022) -
Network-on-chip non-preemptive test scheduling
by: Mispan, Mohd. Syafiq
Published: (2010) -
Network-on-chip fault detection and router self-test
by: Wan Sallehuddin, Wan Mohd. Amir Haris
Published: (2014)