Hardware acceleration of 2D convolution using systolic array
Two-dimensional convolution is a prevalent mathematical operation used in different areas of digital signal processing such as image processing, video processing and analog signal transmission. The computation intensive nature of 2D convolution operation along with the stringent demand of real-time...
Saved in:
Main Author: | Wong, Xue Yuan |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/53576/1/WongXueYuanmfke2015.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
by: Mohammed, Mohammed Isam Eldin Hassan
Published: (2020) -
An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
by: Paramasivam, Vishnu
Published: (2009) -
Systolic array architecture and its application in finite impulse response filter design
by: Kadir, Ezdiani Idayu
Published: (2013) -
Principal component analysis hardware acceleration
by: Ng, Yee Wei
Published: (2020) -
Convolution and max pooling layer accelerator for convolutional neural network
by: Goh, Jinn Chyn
Published: (2020)