Modeling and simulation of graphene three branch junction using verilog-A
Graphene three-branch junction device (G-TBJ) is a non-conventional device that offers promising potential in various application in digital (e.g. logic gates) and analog (frequency mixer, etc) circuit. Operation of G-TBJ can be explained by a capacitor-based equivalent circuit. However, the propose...
Saved in:
Main Author: | Chin, Ee Mei |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/53880/1/ChinEeMeiMFKE2015.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Verilog modelling of Modbus TCP at 100 mbps
by: Tan, Zhe Jie
Published: (2022) -
Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007) -
Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008) -
Register transfer level design of compression processor core using verilog hardware description language
by: Mohd. Sabri, Roslee
Published: (2007) -
The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
by: Lim, Jonie Joo Nee
Published: (2008)