Verilog design of input/output processor with built-in-self-test
This project has a final goal of designing an I/O processor (IOP) with embedded built-in-self-test (BIST) capability. The IOP core design was originally design in VHDL modeling has been migrated to Verilog HDL modeling in this project. BIST is one of the most popular test technique used nowadays. Th...
Saved in:
Main Author: | Goh, Keng Hoo |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2007
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/5959/1/GohKengHooMFKE2007.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008) -
Register transfer level design of compression processor core using verilog hardware description language
by: Mohd. Sabri, Roslee
Published: (2007) -
The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
by: Lim, Jonie Joo Nee
Published: (2008) -
Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007) -
A parallel built-in self-test design for photon counting array
by: Png, Ricky Keh Jing
Published: (2022)