Verilog design of a 256-bit AES crypto processor core
The 21st Century is the Century of Digital, almost all of the information processing and telecommunication are in digital formats, therefore it is a must to ensure the digital data storage and transmission are secured, thus to ensure privacy. Cryptography is the practice to protect one’s informati...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2007
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/id/eprint/6392/1/LaiYitPinMFKE2007.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| id |
my-utm-ep.6392 |
|---|---|
| record_format |
uketd_dc |
| spelling |
my-utm-ep.63922018-08-26T11:58:16Z Verilog design of a 256-bit AES crypto processor core 2007-05 Lai, Yit Pin TK Electrical engineering. Electronics Nuclear engineering QA76 Computer software The 21st Century is the Century of Digital, almost all of the information processing and telecommunication are in digital formats, therefore it is a must to ensure the digital data storage and transmission are secured, thus to ensure privacy. Cryptography is the practice to protect one’s information through encryption. As of today, the most widely used and studied algorithm is the Advanced Encryption Standard (AES) published 2001. AES algorithm is fast and easy to be implemented in both software and hardware; however software implementation is vulnerable due to loopholes in operating system and generally is less efficient than hardware implementation. This thesis proposes a design of 256-bit AES crypto-processor core in Verilog RTL, by extending from previous UTM student’s research, targeted at FPGA implementation in System-on-Chip (SoC) designs. This soft core is designed in compact form and generalized to comply with multiple AES specifications, which will be a valuable asset in UTM soft core IP bank that helps in future SoC researches. 2007-05 Thesis http://eprints.utm.my/id/eprint/6392/ http://eprints.utm.my/id/eprint/6392/1/LaiYitPinMFKE2007.pdf application/pdf en public http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:62289 masters Universiti Teknologi Malaysia, Faculty of Electrical Engineering Faculty of Electrical Engineering |
| institution |
Universiti Teknologi Malaysia |
| collection |
UTM Institutional Repository |
| language |
English |
| topic |
TK Electrical engineering Electronics Nuclear engineering QA76 Computer software |
| spellingShingle |
TK Electrical engineering Electronics Nuclear engineering QA76 Computer software Lai, Yit Pin Verilog design of a 256-bit AES crypto processor core |
| description |
The 21st Century is the Century of Digital, almost all of the information processing and telecommunication are in digital formats, therefore it is a must to ensure the digital data storage and transmission are secured, thus to ensure privacy. Cryptography is the practice to protect one’s information through encryption. As of today, the most widely used and studied algorithm is the Advanced Encryption Standard (AES) published 2001. AES algorithm is fast and easy to be implemented in both software and hardware; however software implementation is vulnerable due to loopholes in operating system and generally is less efficient than hardware implementation. This thesis proposes a design of 256-bit AES crypto-processor core in Verilog RTL, by extending from previous UTM student’s research, targeted at FPGA implementation in System-on-Chip (SoC) designs. This soft core is designed in compact form and generalized to comply with multiple AES specifications, which will be a valuable asset in UTM soft core IP bank that helps in future SoC researches. |
| format |
Thesis |
| qualification_level |
Master's degree |
| author |
Lai, Yit Pin |
| author_facet |
Lai, Yit Pin |
| author_sort |
Lai, Yit Pin |
| title |
Verilog design of a 256-bit AES crypto processor core |
| title_short |
Verilog design of a 256-bit AES crypto processor core |
| title_full |
Verilog design of a 256-bit AES crypto processor core |
| title_fullStr |
Verilog design of a 256-bit AES crypto processor core |
| title_full_unstemmed |
Verilog design of a 256-bit AES crypto processor core |
| title_sort |
verilog design of a 256-bit aes crypto processor core |
| granting_institution |
Universiti Teknologi Malaysia, Faculty of Electrical Engineering |
| granting_department |
Faculty of Electrical Engineering |
| publishDate |
2007 |
| url |
http://eprints.utm.my/id/eprint/6392/1/LaiYitPinMFKE2007.pdf |
| _version_ |
1747814648899436544 |