Test vectors reductoin for integrated circuit testing using horizontal hamming distance
In testing digital combinational logic for stuck-at faults, it is required to determine the most appropriate test sequence needed to detect the required number of possible faults. The exhaustive test pattern generation method is the simplest approach to implement as it produces test patterns consist...
Saved in:
主要作者: | Alamgir, Arbab |
---|---|
格式: | Thesis |
語言: | English |
出版: |
2016
|
主題: | |
在線閱讀: | http://eprints.utm.my/id/eprint/77590/1/ArbabAlamgirMFKE2016.pdf |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Scalable diversified antirandom test pattern generation with improved fault coverage for black-box circuit testing
由: Alamgir, Arbab
出版: (2022) -
Improving on board integrated circuits testing using one shared test access port and single bidirectional test data line
由: Salim Ahmad, Jayousi
出版: (2015) -
Random power supply as a test vector to expose soft defects in CMOS digital circuits
由: Kamisian, Izam
出版: (2000) -
Modified pattern generator of built-in self test for sequential circuits with reduced test time
由: Muhamad Amin, Muhamad Ridzuan Radin
出版: (2011) -
Digital modelling test technique for mixed mode circuits
由: Leong, Mun Hon
出版: (2005)