Test vectors reductoin for integrated circuit testing using horizontal hamming distance

In testing digital combinational logic for stuck-at faults, it is required to determine the most appropriate test sequence needed to detect the required number of possible faults. The exhaustive test pattern generation method is the simplest approach to implement as it produces test patterns consist...

全面介紹

Saved in:
書目詳細資料
主要作者: Alamgir, Arbab
格式: Thesis
語言:English
出版: 2016
主題:
在線閱讀:http://eprints.utm.my/id/eprint/77590/1/ArbabAlamgirMFKE2016.pdf
標簽: 添加標簽
沒有標簽, 成為第一個標記此記錄!

相似書籍