Design for testability method at register transfer level
The testing of sequential circuit is more complex compared to combinational circuit because it needs a sequence of vectors to detect a fault. Its test cost increases with the complexity of the sequential circuit-under-test (CUT). Thus, design for testability (DFT) concept has been introduced to redu...
Saved in:
Main Author: | Paraman, Norlina |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/81731/1/NorlinaParamanPFKE2016.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
System-on-chip (SoC) testing using adhoc high-level design for-testability method
by: Cheng, Chen Kong
Published: (2009) -
Register-transfer-level Hardware Trojan classification boosted with gate-level features
by: Choo, Hau Sim
Published: (2022) -
Register-transfer level design of sum of absolute transformed difference for high efficiency video coding
by: Heh, Whit Ney
Published: (2018) -
Register transfer level design of compression processor core using verilog hardware description language
by: Mohd. Sabri, Roslee
Published: (2007) -
Software-based self-test with scan design at register transfer level for 16-bit RISC processor
by: Ang, Kim Chuan
Published: (2010)