Hardware acceleration of secure hash algorithm 3

Hardware acceleration of secure hash algorithm 3

Secure Hash Algorithm-3 (SHA-3) is the most recent and efficient cryptography hash functions widely used in most information security applications. Contemporary, SHA-3 were built as software where the performance of the cryptographic function is based on the performance of the general-purpose CPU. S...

Saved in:

書目詳細資料
主要作者:	Ng, Lai Boon
格式:	Thesis
語言:	English
出版:	2020
主題:	TK Electrical engineering Electronics Nuclear engineering
在線閱讀:	http://eprints.utm.my/id/eprint/93016/1/NgLaiBoonMSKE2020.pdf
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
由: Ong, Elaine Ei Ling
出版: (2021)

Hardware accelerator implementation of colour correction algorithm
由: Loh, Shu Ting
出版: (2020)

Principal component analysis hardware acceleration
由: Ng, Yee Wei
出版: (2020)

Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area
由: Lim , Yen Ruen
出版: (2017)

Secure hash algorithm and secure scheme for key storage in trusted platform module
由: Mohd. Yassin, Mohd. Nazrin
出版: (2009)

An embedded system for networking security applying cryptographic acceleration in field programmable gate array hardware
由: Paramasivam, Vishnu
出版: (2009)

Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
由: Ch'ng, Heng Sun
出版: (2007)

Electrocardiogram QRS detection hardware accelerator for ASIC implementation
由: Lim, Zhi Qing
出版: (2020)

Support vector machine hardware accelerator for tongue colour diagnosis
由: Thiah, Amanda Su Lin
出版: (2020)

Hardware based accelerator for database query using M-tree
由: Chai, Kah Hieng
出版: (2018)

Hardware acceleration of 2D convolution using systolic array
由: Wong, Xue Yuan
出版: (2015)

Hardware-based biometric encryption implementation with Gauss-Jordan algorithm accelerator core in field programmable gate arrays
由: Liew, Tek Yee
出版: (2011)

8192 bit Rivest-Shamir-Adleman data encryption hardware accelerator
由: Chew, Yen Wen
出版: (2015)

RTL design of SHA-512 processor core for secure message hashing
由: Chua, Lee Ping
出版: (2008)

Face detection hardware accelerator using C-based high-level synthesis
由: Yeap, Han Chien
出版: (2018)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
由: Mohammed, Mohammed Isam Eldin Hassan
出版: (2020)

Hardware core of pipelined thinning algorithm
由: Noordin, Mohamad Amin
出版: (2015)

Modeling of image processing algorithms for hardware-software co-simulation
由: Isa, Ibrahim
出版: (2015)

Hardware-based genetic algorithm implementation in field programmable gate arrays
由: Balakrishnan, Sathivellu
出版: (2012)

An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
由: Hau, Yuan Wen
出版: (2005)

Magnetohydrodynamic accelerator with equilibrium plasma
由: Sukarsan, Sukarsan
出版: (2009)

Magnetohydrodynamic accelerator with equilibrium plasma
由: Sukarsan, Sukarsan
出版: (2010)

Implementation of reconfigurable viterbi decoders in hardware
由: Noor Batcha, Mohamed Farid
出版: (2010)

IoT data encryption algorithm for security
由: Kanaan Ismael, Marwan
出版: (2020)

A hardware architecture of prewitt edge detection
由: Seif, Aramesh
出版: (2009)

Hardware implementation using FPGA for barcode reader
由: Marzuki, Ade Syaheda Wani
出版: (2008)

Single board computer based hardware-input
由: A. Hassan, Walid
出版: (2009)

Power efficient blockchain miner accelerator design
由: Lim, Calvin
出版: (2022)

Analysis and implementation of security algorithms for wireless communications
由: Hassan Ali, Abdinasir
出版: (2010)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
由: Kadiran, Kamaru Adzha
出版: (2005)

Hardware implementation of naive bayes classifier for malware detection
由: Al Hussein, Yahya Khaled
出版: (2021)

Implementation of instruction decoding logic using hardware and software
由: Su, Chee Siong
出版: (2010)

Numerical simulation magnetohydrodynamic accelerator with nonequilibrium air plasma
由: Qazi , Hummad Habib
出版: (2010)

High resolution impulse analysing system - hardware and software implementation
由: Kassim, Ahmad Tarmimi
出版: (2015)

A hardware architecture of gaussian filter for digital image processing
由: Mohammadpoursalut, Mohammad
出版: (2009)

Convolution and max pooling layer accelerator for convolutional neural network
由: Goh, Jinn Chyn
出版: (2020)

A hardware architecture of stateless open digest spam fingerprinting unit
由: Monemi, Alireza
出版: (2010)

Hardware Realization Of Fuzzy Wavelets Neural Network To Power Quality Analysis
由: Choong, Florence Chiao Mei
出版: (2005)

Register-transfer-level Hardware Trojan classification boosted with gate-level features
由: Choo, Hau Sim
出版: (2022)

Hardware implementation of coordinate rotation digital computer in field programmable gate array
由: Mohd. Sazali, Mohd. Ilyas Sobirin
出版: (2012)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group