Multi-core 16-bit CPUs for PLC processor
PLCs (Programmable Logic Controllers) are in great demand across a wide range of industries. A PLC can be used to model a controlled processing plant using a Ladder Logic Diagram (LLD). The PLC will read all the sensors, process the logic network of input and output, and provides the corresponding o...
Saved in:
Main Author: | Gan, Chi Qian |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/99386/1/GanChiQianMSKE2022.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
by: Abdul Rahman, Abdul Aziz
Published: (2003) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001) -
Software-based self-test with scan design at register transfer level for 16-bit RISC processor
by: Ang, Kim Chuan
Published: (2010) -
Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007) -
USB soft core with altera Nios processor
by: Cheah, Chee Teong
Published: (2007)