Characterization of nanosheet transistor logic and its performance

Considering Moore's law requires transistor scaling, we have now entered the nanoscale era, which brings with it new challenges. Fin-shaped Field-Effect Transistors (FinFETs), the current transistor technology, is not up to the challenge when we descend below the 7 nm scale. The short channel e...

Full description

Saved in:

Bibliographic Details
Main Author:	Lee, Ching Yee
Format:	Thesis
Language:	English
Published:	2022
Subjects:	TK Electrical engineering Electronics Nuclear engineering
Online Access:	http://eprints.utm.my/id/eprint/99479/1/LeeChingYeeMSKE2022.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my-utm-ep.99479
record_format	uketd_dc
spelling	my-utm-ep.994792023-02-27T07:33:27Z Characterization of nanosheet transistor logic and its performance 2022 Lee, Ching Yee TK Electrical engineering. Electronics Nuclear engineering Considering Moore's law requires transistor scaling, we have now entered the nanoscale era, which brings with it new challenges. Fin-shaped Field-Effect Transistors (FinFETs), the current transistor technology, is not up to the challenge when we descend below the 7 nm scale. The short channel effect downgrades the system performance and reliability as the MOSFET is scaled down further. For 5 nm technology node and beyond, nanosheet FET (NSFET) is an alternative architecture that compensates for this limitation due to superior short channel control at a smaller footprint. NSFET can give more effective width, and therefore current, by stacking nano sheet atop one another. In this project, the research gap and past efforts on showing the superiority of NSFET over FinFET were discussed. Using the Sentaurus tool from Synopsys, a three-stacked NSFET 3D structure with sheet thickness of 7nm was created and characterised. The NSFET is being build based on the parameters as per suggested from the reference. The simulation is being validated to the reference. This work is focus on the characteristic of a p-channel NSFET and the analog parameters of the NSFET. Simulation of the electrical characteristics for the NSFET includes current voltage characteristics and extract the electrical parameters such as threshold voltage (Vt), ON-current (Ion), OFF-current (Ioff) ON-OFF current ratio (Ion/Ioff), subthreshold slope (SS), transconductance (gm) and output resistance (Ro). The data collected to be utilised to develop NSFET circuits A p-type and n-type NSFET is being combined to build an inverter. Under the same footprint, NSFETs are expected to have superior current drivability and gate-to-channel controllability than FinFETs, resulting in higher intrinsic gain for circuit applications. 2022 Thesis http://eprints.utm.my/id/eprint/99479/ http://eprints.utm.my/id/eprint/99479/1/LeeChingYeeMSKE2022.pdf application/pdf en public http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:150030 masters Universiti Teknologi Malaysia, Faculty of Engineering - School of Electrical Engineering Faculty of Engineering - School of Electrical Engineering
institution	Universiti Teknologi Malaysia
collection	UTM Institutional Repository
language	English
topic	TK Electrical engineering Electronics Nuclear engineering
spellingShingle	TK Electrical engineering Electronics Nuclear engineering Lee, Ching Yee Characterization of nanosheet transistor logic and its performance
description	Considering Moore's law requires transistor scaling, we have now entered the nanoscale era, which brings with it new challenges. Fin-shaped Field-Effect Transistors (FinFETs), the current transistor technology, is not up to the challenge when we descend below the 7 nm scale. The short channel effect downgrades the system performance and reliability as the MOSFET is scaled down further. For 5 nm technology node and beyond, nanosheet FET (NSFET) is an alternative architecture that compensates for this limitation due to superior short channel control at a smaller footprint. NSFET can give more effective width, and therefore current, by stacking nano sheet atop one another. In this project, the research gap and past efforts on showing the superiority of NSFET over FinFET were discussed. Using the Sentaurus tool from Synopsys, a three-stacked NSFET 3D structure with sheet thickness of 7nm was created and characterised. The NSFET is being build based on the parameters as per suggested from the reference. The simulation is being validated to the reference. This work is focus on the characteristic of a p-channel NSFET and the analog parameters of the NSFET. Simulation of the electrical characteristics for the NSFET includes current voltage characteristics and extract the electrical parameters such as threshold voltage (Vt), ON-current (Ion), OFF-current (Ioff) ON-OFF current ratio (Ion/Ioff), subthreshold slope (SS), transconductance (gm) and output resistance (Ro). The data collected to be utilised to develop NSFET circuits A p-type and n-type NSFET is being combined to build an inverter. Under the same footprint, NSFETs are expected to have superior current drivability and gate-to-channel controllability than FinFETs, resulting in higher intrinsic gain for circuit applications.
format	Thesis
qualification_level	Master's degree
author	Lee, Ching Yee
author_facet	Lee, Ching Yee
author_sort	Lee, Ching Yee
title	Characterization of nanosheet transistor logic and its performance
title_short	Characterization of nanosheet transistor logic and its performance
title_full	Characterization of nanosheet transistor logic and its performance
title_fullStr	Characterization of nanosheet transistor logic and its performance
title_full_unstemmed	Characterization of nanosheet transistor logic and its performance
title_sort	characterization of nanosheet transistor logic and its performance
granting_institution	Universiti Teknologi Malaysia, Faculty of Engineering - School of Electrical Engineering
granting_department	Faculty of Engineering - School of Electrical Engineering
publishDate	2022
url	http://eprints.utm.my/id/eprint/99479/1/LeeChingYeeMSKE2022.pdf
_version_	1776100601497649152

Characterization of nanosheet transistor logic and its performance

Similar Items