Area-optimal cache coherent protocol for many-core network-on-chip
Cache coherence support is a major component in network-on-chip (NoC) systems which consist of multiple processing cores or elements as it is essential to ensure that the changes in shared memory are well communicated between all cores. Due to the nature and architecture of NoC, cache coherence prot...
Saved in:
| 主要作者: | |
|---|---|
| 格式: | Thesis |
| 語言: | English |
| 出版: |
2022
|
| 主題: | |
| 在線閱讀: | http://eprints.utm.my/id/eprint/99547/1/NgWaiKinMSKE2022.pdf |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|