Area-optimal cache coherent protocol for many-core network-on-chip
Cache coherence support is a major component in network-on-chip (NoC) systems which consist of multiple processing cores or elements as it is essential to ensure that the changes in shared memory are well communicated between all cores. Due to the nature and architecture of NoC, cache coherence prot...
Saved in:
Main Author: | Ng, Wai Kin |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | http://eprints.utm.my/id/eprint/99547/1/NgWaiKinMSKE2022.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Task migration optimization for improved dark silicon many-core systems performance under thermal constraint
by: Mohammed, Mohammed Sultan Ahmed
Published: (2022) -
AMBA AXI bus to network-on-chip bridge
by: Ng, Keng Yoke
Published: (2013) -
Network on chip prototyping and emulation
by: Tay, Huey Fen
Published: (2010) -
Testing and debugging mechanisms for network-on-chip
by: Rajagopal , R. Selvakumar
Published: (2009) -
Network-on-chip non-preemptive test scheduling
by: Mispan, Mohd. Syafiq
Published: (2010)