Negative bias temperature instability and permittivity dependent delay mitigation in High-K metal oxide compatible cmos dielectric /
Saved in:
Main Author: | Karim, Nissar Mohammad (Author) |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
2015.
|
Subjects: | |
Online Access: | http://studentsrepo.um.edu.my/id/eprint/7563 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Characterization of pmosfet degradation in negative bias temperature instability test /
by: Soon, Foo Yew
Published: (2012) -
Defectivity improvement in advanced processes and its investigation to negative bias temperature instabilities in High-K/Metal-Gate Deep-Submicron CMOS /
by: Yasmin Abdul Wahab
Published: (2015) -
Static current and voltage techniques for CMOS reliability characterization /
by: Jie, Bin Bin
Published: (1999) -
Design of a wide-range CMOS digital delay line with sub-picosecond jitter for image sensor applications
by: Abdulrazzaq, Bilal Isam
Published: (2016) -
CMOS compatible vertical surround gate mosfets with reduced parasitics /
by: Kunz, Veit Dominik
Published: (2003)