Text this: Scheduling in high level synthesis of VLSI circuits /