Analytic methods for timing analysis of interconnects in CMOS very large scale integrated circuits /
Saved in:
Main Author: | Yong, Alan Kuen Fatt |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
1997.
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Development of design framework to overcome aging degradation of 16NM VLSI technology circuits /
by: Mahmoud, Mohamed Mounir
Published: (2013) -
Device Characterization of 0.8-µm CMOS Technology
by: Kooh, Roy Jinn Chye
Published: (2000) -
Parametric yield optimization for VLSI circuits /
by: Chen, Huiming
Published: (2000) -
The influence of a layer of oxide on electromigration performance of Al/Cu/Si metal lines /
by: Koh, David Khar Ann
Published: (1995) -
A study on integrated circuits I-V characteristics using fault localization system /
by: Quah, Larry Thiam Soon
Published: (1995)